G. J. Briggs, E. J. Tan, N. A. Nelson, D. H. Albonesi,
In Proceedings of the Workshop on Computer Architecture Education 2005, pp. , Madison, WI, June 2005.

Abstract
In this paper, we describe a graphic editing tool called QUILT (Quick Utility for Integrated circuit Layout and Temperature modeling). QUILT permits users to rapidly build floorplans of integrated circuits, providing both a visual aid as well as an input to the HotSpot simulator. The tool provides numerous features for estimating circuit performance, such as interconnect delay, and for generating graphical images for publications. As a graphical and easy to use tool, QUILT is well suited for both research and coursework purposes.